



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/578,028	04/27/2006	Kyoung-Ju Shin	PANK01883 US	9578
90323	7590	01/12/2010	EXAMINER	
Innovation Counsel LLP 21771 Stevens Creek Blvd Ste. 200A Cupertino, CA 95014			NGUYEN, THANH NHAN P	
			ART UNIT	PAPER NUMBER
			2871	
			MAIL DATE	DELIVERY MODE
			01/12/2010	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Office Action Summary	Application No. 10/578,028	Applicant(s) SHIN ET AL.	
	Examiner THANH-NHAN P. NGUYEN	Art Unit 2871	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 23 September 2009.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-14 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☒ Claim(s) 1-7 is/are allowed.
- 6) ☒ Claim(s) 8-12 is/are rejected.
- 7) ☒ Claim(s) 13, 14 is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 23 September 2009 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some * c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|---|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08)
Paper No(s)/Mail Date <u>11/25/09</u> . | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claims 8-12 are rejected under 35 U.S.C. 103(a) as being unpatentable over Watanabe et al (US 2002/0145684) in view of Sekiguchi (US 5893621) and Den Boer et al (US 6243062).

Watanabe et al disclose (Figs. 4a-4c) a thin film diode array panel comprising:


Claim 8:


- an insulating substrate (20)
- first redundant gate line (51) including a first input electrode (64a) and made of an opaque conductor
- first contact electrode (64b) formed on the insulating substrate and made of an opaque conductor
- an insulating layer (63)
- a first floating electrode (62) overlapping the first input electrode and the first contact electrode
- a pixel electrode (66) connected to the first contact electrode

The differences between Watanabe et al and the present invention are (1)
Watanabe et al disclose the insulating layer formed on the floating electrode, and the

Art Unit: 2871

first input electrode and the first contact electrode formed on the insulating layer while the present invention discloses these elements in reversed-order, i.e. the insulating layer formed on the first input electrode and the first contact electrode, and the floating electrode formed on the insulating layer; (2) Watanabe et al disclose one-layered gate line instead of double-layered gate line; and (3) Watanabe et al disclose a single MIM diode instead of a dual MIM diode.

[FIG. 4]**(a)**




However, it has been judicially determined that rearranging parts are at least obvious, (MPEP 2144.04.VI.C). It would have been obvious to one of ordinary skill in the art to form a MIM diode having the insulating layer formed on the first input electrode and the first contact electrode, and the floating electrode formed on the insulating layer. The result MIM diode with these elements in this order would function as Watanabe et al's MIM diode.

Therefore, it does not patentably distinguish the invention.


Further, even though Watanabe et al lack disclosure of forming double-layer gate lines, it was well known in the art to form double-layered (or multi-layered) gate lines, for the benefit of preventing the corrosion, as evidenced by Sekiguchi (Fig. 1).

FIG. 1



Therefore, at the time the invention was made, it would have been obvious to a person of ordinary skill in the art to form first gate lines at least partially directly on the first redundant gate lines for the benefit of preventing the corrosion.

Furthermore, even though Watanabe et al lack disclosure of forming a dual MIM diode, it was also well known in the art to use a dual MIM diode for the benefit of improving response time and reducing the potential for crosstalk or image retention, as evidenced by Den Boer et al, (Fig. 6; Abstract; col. 12, lines 11-66; col. 13, lines 1-67).

**FIG. 6**

Therefore, at the time the invention was made, it would have been obvious to a person of ordinary skill in the art to use a dual MIM diode for the benefit of improving response time and reducing the potential for crosstalk or image retention.

Claim 9:

Watanabe et al disclose all limitations as in claim 8.

Art Unit: 2871

Watanabe et al further disclose wherein the first (51) and second redundant gate lines and the first (64a) and second contact electrodes are made of Mo (par. 0084).

Even though Watanabe et al do not explicitly disclose the pixel electrode and the first and second gate lines are made of indium tin oxide (ITO), it would have been obvious to one of ordinary skill in the art to have the pixel electrode and the first and second gate lines made of ITO for achieving high transparency.

Therefore, it does not patentably distinguish the invention.

Claim 10:

Watanabe et al disclose all limitations as in claim 8.

Watanabe et al further disclose the insulating layer (63) includes a first insulating layer regionally formed around the first floating electrode (62), and as discussed above, it would have been obvious to have a second insulating layer regionally formed around the second floating electrode; thus, it does not patentably distinguish the invention.

Claim 11:

Watanabe et al disclose all limitations as in claim 8.

Similarly, it would have been obvious to have the insulating layer covers the first and second redundant gate lines and the first and second floating electrodes and has contact holes exposing the first and second redundant gate lines.

Further, even though Watanabe et al lack disclosure of the first and second gate lines are connected to the first and second redundant gate lines through the contact

Art Unit: 2871

holes, it would have been obvious to one of ordinary skill in the art to have the gate lines and the redundant gate lines connected through the contact holes at least for the benefit of obtaining more secure/contact between the two layers/two lines.

Therefore, at the time the invention was made, it would have been obvious to a person of ordinary skill in the art to have the gate lines and the redundant gate lines connected through the contact hole at least for the benefit of obtaining more secure/contact between the two layers/two lines.

Claim 12:

Watanabe et al disclose all limitations as in claim 8.

Similarly, it would have been obvious to have the insulating layer covers the first and second redundant gate lines and the first and second floating electrodes and has contact holes exposing the first and second redundant gate lines.

Further, even though Watanabe et al lack disclosure of the insulating layer covers the first and second redundant gate lines and the first and second floating electrodes and has cutout stripes exposing the first and second redundant gate lines, and the first and second gate lines are connected to the first and second redundant gate lines through the cutout stripes, it would have been obvious to one of ordinary skill in the art to have the gate lines and the redundant gate lines connected through the cutout stripes of the insulating layer, at least for the benefit of obtaining more secure/contact between the two layers/two lines.

Therefore, at the time the invention was made, it would have been obvious to a person of ordinary skill in the art to have the gate lines and the redundant gate lines

Art Unit: 2871

connected through the cutout stripes of the insulating layer, at least for the benefit of obtaining more secure/contact between the two layers/two lines.

Allowable Subject Matter

Claims 1-7 allowed.

Claims 13 and 14 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Reasons for allowance: There is no prior art of record that teaches or suggests a thin film diode array panel comprising a relationship of various elements as claimed with the specific allowable subject matter cited in the following claims:

Claim 1:

- first and second floating electrodes made of an opaque conductor, formed on the insulating substrate, and disposed between the first and second redundant gate lines
- an insulating layer formed on the first and second floating electrodes
- a first gate line formed at least partially directly on the first redundant gate line and including a first input electrode overlapping the first floating electrode wherein the insulating layer is interposed between the first input electrode and the first floating electrode, and further wherein the insulating layer entirely covers lateral surfaces of the first floating electrode

Art Unit: 2871

- a second gate line formed at least partially directly on the second redundant gate line and including a second input electrode overlapping the second floating electrode wherein the insulating layer is interposed between the second input electrode and the second floating electrode and further wherein the insulating layer entirely covers lateral surfaces of the second floating electrode

Claim 13:

- wherein the insulating layer has a cutout disposed to overlap at least a portion of the main body of the pixel electrode

Claim 14 is objected since it depends on the objected claim 13.

Response to Arguments

Applicant's arguments with respect to claims 8-12 have been considered but are moot in view of the new ground(s) of rejection.

Conclusion

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

US 6593991.

Contact Information

Any inquiry concerning this communication or earlier communications from the examiner should be directed to (Nancy) Thanh-Nhan P. Nguyen whose telephone number is 571-272-1673. The examiner can normally be reached on Monday to Friday.

Art Unit: 2871

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, David Nelms can be reached on 571-272-1787. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

-- January 4, 2010
TN

/David Nelms/

Supervisory Patent Examiner, Art Unit 2871